Khamlich S, Khamlich F, Atouf I, Benrabh M. Performance evaluation and implementations of MFCC, SVM and MLP algorithms in the FPGA board. IJECES [Internet]. 2021Aug.27 [cited 2024Dec.22];12(3):139-53. Available from: https://ijeces.ferit.hr/index.php/ijeces/article/view/107